QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
arXiv:2510.19296v3 Announce Type: replace Abstract: The remarkable progress of Large Language Models (LLMs) presents promising opportunities for Verilog code generation which is significantly important for automated circuit design. The lacking of meaningful functional rewards hinders the preference optimization based on…
